



FIG. 1



F / G. 2



F / G. 3





FIG. 4



F / G. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9







FIG. 10



F / G. 11




F I G. 12




F / G. 13

	INTERCONNECTION 19 C	DUMMY INTERCONNECTIONS 21 A, 21 B
1	VDD	VDD
2	VDD	VSS
3	VDD	VBB
4	VPC	VPC
5	VPC	VSS
6	VPC	VBB
7	VSS	VDD
8	VSS	VSS
9	VSS	VBB
10	VBB	VDD
11	VBB	VSS
12	VBB	VBB
13	VSIG	VDD
14	VSIG	VPC
15	VSIG	VSS
16	VSIG	VBB

FIG. 14



F / G. 15



F / G. 16




FIG. 17







FIG. 18



F / G. 19



F I G. 20



F I G. 21






FIG. 22



F / G. 23



F / G. 24




FIG. 25







FIG. 26







*FIG. 27
PRIOR ART*




*FIG. 28
PRIOR ART*



*FIG. 29
PRIOR ART*



*FIG. 30
PRIOR ART*



*FIG. 31
PRIOR ART*







FIG. 32
PRIOR ART




*FIG. 33
PRIOR ART*



*FIG. 34
PRIOR ART*



*FIG. 35
PRIOR ART*



*FIG. 36
PRIOR ART*